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The performance of germanium and silicon inversion-mode and junctionless nanowire field-effect
transistors are investigated using three-dimensional quantum mechanical simulations in the
ballistic transport regime and within the framework of effective-mass theory for different channel
materials and orientations. Our study shows that junctionless nanowire transistors made using
n-type Ge or Si nanowires as a channel material are more immune to short-channel effects than
conventional inversion-mode nanowire field-effect transistors. As a result, these transistors present
smaller subthreshold swing, less drain-induced barrier-lowering, lower source-to-drain tunneling,
and higher Ion/Ioff ratio for the same technology node and low standby power technologies. We
also show that the short-channel characteristics of Ge and Si junctionless nanowire transistors,
unlike the inversion-mode nanowire transistors, are very similar. The results are explained
through a detailed analysis on the effect of the channel crystallographic orientation, effective
masses, and dielectric constant on electrical characteristics. VC 2012 American Institute of Physics.
[http://dx.doi.org/10.1063/1.4729777]
I. INTRODUCTION
According to the international technology roadmap of
semiconductors (ITRS) metal-oxide-semiconductor field-effect
transistors (MOSFETs) are shrinking rapidly and will reach
sub-10 nm regime within the next few years.1 Scaling device
dimensions gives rise to short-channel effects (SCEs) which is
caused by a loss in electrostatic control of the channel by the
gate. The classical SCEs are an increase of the subthreshold
swing (SS), a lowering of the threshold voltage (Vth) when
gate length is reduced, and the drain-induced barrier lowering
(DIBL) effect, which manifests itself as a lowering of the
threshold voltage when the drain voltage (Vd) is increased. All
these effects degrade device performance. Reducing short-
channel effects is important for being able to scale transistors
to decananometer dimensions. To this end, various device
structures and materials have been proposed.
Multiple-gate structures (such as the FinFET, trigate,
P-gate, X-gate, and gate-all-around (GAA) MOSFETs),
thin-body silicon-on-insulator (SOI) devices and high-j gate
dielectrics are being used to enhance gate control over the
channel.2,3 From a design perspective, devices that resemble
nanowires with a very small cross-section are very promising
due to their excellent characteristics and a potential for high-
density integration. On the materials side, channels made of
germanium, carbon nanotubes, and compound semiconduc-
tors are being investigated because of high carrier mobilities.
Their science and technology have also attracted consider-
able attention by companies as they have shown to yield
enhanced drive current and improvement of electrical per-
formances in nanotransistors.4–6
Besides the issue of controlling short-channel effects,
modern devices pose other challenges such as the formation
of ultrasharp source and drain junctions. At very short channel
length, extremely high doping concentration gradients are
needed to form p-n junctions. This results in increasing the
cost and the complexity of the fabrication process. Junction-
less nanowire transistors (JNTs) are heavily doped gated resis-
tors made using thin Nþ or Pþ semiconductor nanowires and
provide full CMOS functionality. The fabrication processes of
JNTs are much simpler than in conventional CMOS devices
due to the fact that these devices do not need the formation of
extremely abrupt source and drain junctions. The main key in
the fabrication of JNTs is that the channel region has to be
narrow and thin enough to allow for full depletion of carriers
to turn off the device.7
In JNTs, the conduction mechanism is based on the prop-
agation of most carriers through the bulk of the channel rather
than in surface channel.8 Atomic-scale simulations have con-
firmed the scalability of JNTs down to sub-5 nm dimensions.9
Several recent publications on the characterization of JNTs
and comparison of these devices with conventional IM devi-
ces can be found in the literature.10–18 Germanium inversion-
mode (IM) devices have been previously investigated19,20 but
no quantum mechanical study on the performance comparison
of germanium and silicon JNTs has been reported. In this pa-
per, using 3D ballistic quantum mechanical simulations we
investigate the effect of different channel materials and orien-
tations, namely,h100i- or h110i-oriented Ge and Si wires on a
(010)-wafer, on the short channel characteristics of N-channel
JNTs and compare them with the characteristics of conven-
tional IM nanowire-based FETs. This comprehensive analysis
allows us to explain the physical origin of the superior short
channel behavior of JNTs and identify the materials properties
that affect device performance.
In Sec. II, the device structures and parameters which
have been used in the simulations are discussed. Section III
introduces the simulation methodology followed by the
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presentation of the results in Sec. IV. We conclude with few
summary remarks.
II. DEVICE STRUCTURES AND PARAMETERS
We consider n-type Si and Ge nanowires with channel
orientations of h100i and h110i are made on (010)-oriented
wafers. Figures 1(a) and 1(b) show a schematic view of
GAA junctionless and inversion-mode nanowire transistors
with a square cross-section as well as the doping profile in
the longitudinal direction for both devices. The square cross-
sections have dimensions of WSi/Ge¼ TSi/Ge, where
TSi/Ge ranges from 6nm down to 4 nm. Gate lengths range
from 12nm to 8 nm and uniform doping concentrations
throughout the channel and source/drain regions of the devices
have been used. In IM transistors, the source and drain junc-
tions are assumed to be abrupt, and doping concentrations in
the source/drain regions and channel are 1 1020 cm3 and
1 1015 cm3, respectively. The doping concentration in
JNTs is 1 1019 cm3 throughout the device. The effective
oxide thickness (EOT) is equal to 1 nm for all devices. The
supply voltage (Vdd) is equal to 0.65 V and by tuning the gate
workfunction, all transistors are designed to have the same
off-current of 10 pA/lm which is suitable for low standby
power technologies.1
The band alignments of the various direct and indirect gaps
of Si and Ge at room temperature are shown in Figure 2. In bulk
semiconductor devices, valleys which are lower in energy have
the largest contribution to transport. As it can be seen in this fig-
ure, in bulk silicon, the X-valleys are energetically much lower
than the other valleys and, as a result, most of the electrons in
the conduction band populate the X-valleys; other valleys can
be ignored in the transport simulations. In small dimension
nanowires, however, quantum confinement becomes important,
and effective masses perpendicular to the wire axis play an im-
portant role in determining the valleys that form the energeti-
cally lowest subbands. Table I shows the effective masses used
in the simulations for Si and Ge nanowires with different crystal
orientations. These are expressed through the transverse and lon-
gitudinal effective masses used for the X- and L-valleys in bulk
Si and Ge as shown in Table II. The C-valley in Ge is non-
degenerate and has an isotropic effective mass (0.038m0,
where m0 is the free electron mass). Using the above band struc-
tures and effective masses, we investigate the effect of different
wire materials and orientations on the subthreshold swing,
DIBL, source-to-drain tunneling and Ion/Ioff ratio in JNTs and
compare them with those of IM devices.
The effect of band-to-band tunneling (BTBT) has not
been considered in the simulations as the applied supply volt-
age is assumed to be 0.65V which is smaller than the band
gap of germanium and silicon. In fact, due to the quantization
FIG. 1. (a) Bird eye’s view of a junctionless and IM nanowire MOSFETs
and (b) doping profile in the longitudinal direction in JNTs and IM devices.
FIG. 2. The various direct and indirect gap values used in the simulations of
Si and Ge devices.
TABLE I. Effective masses and subband degeneracy for h100i- and h110i-
oriented semiconductor nanowires. The wafer orientation is (010).
Wire Valley myy mzz myz mx Deg
h100i X mt mt inf ml 2
ml mt inf mt 2
mt ml inf mt 2
L
3mlmt
mt þ 2ml
3mlmt
mt þ 2ml
3mlmt
mt  ml
2mt þml
3
2
3mlmt
mt þ 2ml
3mlmt
mt þ 2ml
3mlmt
ml  mt
2mt þml
3
2
h110i X ml mt inf mt 2
2mlmt
mt þ ml mt inf
mt þ ml
2
2
mt
2mlmt
mt þ ml inf
mt þ ml
2
2
L 3mlmt
mt þ 2ml
3mlmt
2mt þ ml
3mlmtﬃﬃﬃ
2
p ðmt  mlÞ
mt 1
3mlmt
mt þ 2ml
3mlmt
2mt þ ml
3mlmtﬃﬃﬃ
2
p ðml  mtÞ
mt 1
3mlmt
mt þ 2ml mt inf
mt þ 2ml
3
2
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effect the band gap in our devices becomes even larger com-
pared to bulk devices as the channel thickness shrinks. As a
result, the BTBT rate decreases.21 Using larger supply voltages
could increase the leakage current and degrade the off-state
performance of the devices.22 A brief introduction of the simu-
lation method that takes into account of the effective masses
for arbitrarily oriented wires is discussed in Sec. III.
III. SIMULATION METHODOLOGY
Simulations were carried out using a fully self-consistent
3D quantum mechanical simulator that uses the effective-
mass approximation. Calculation of band structures in Si and
Ge nanowires using tight-binding simulations has shown that
for devices with a cross-section larger than 4 nm, the change
in curvature of electronic bands along transport directions is
negligible, and as a result the parabolic approximation is valid
and accurate.20,23 Here, the quantum transport is calculated
using the non-equilibrium Green’s functions (NEGF) formal-
ism24 expressed in the mode space (MS) approach.25 The
3D Poisson equation and 3D Schro¨dinger equation with
open boundary conditions are solved self-consistently. COMSOL
MULTIPHYSICS
26 is used to solve the Poisson equation and obtain
the electrostatic potential in the device. Using the MS approach,
the quantum confinement and transport can be separated to
solve the Schro¨dinger equation in a computationally efficient
manner. As a result of this procedure, the 3D Schro¨dinger equa-
tion is decomposed into: (1) a 2D Schro¨dinger equation which
is solved with closed boundary condition in different cross-
sections of the nanowire to obtain the wave functions and the
electron subbands along the device and (2) a 1D transport equa-
tion which is solved using NEGF formalism along source-drain
axis to obtain the electron charge density.
The 3D full stationary Schro¨dinger equation is given by
H3DWðx; y; zÞ ¼ EWðx; y; zÞ; (1)
where H3D is the 3D device Hamiltonian, E is the energy,
and W(x,y,z) is the 3D wavefunction. In arbitrarily oriented
wires, the inverse effective-mass tensor has non-diagonal
terms which are due to misalignment of the iso-energy surfa-
ces of the conduction bands with the device coordinate sys-
tem. Assuming an ellipsoidal parabolic energy band, H3D is
defined as
H3D ¼h
2
2
1
mxx
@2
@x2
þ 1
myy
@2
@y2
þ 1
mzz
@2
@z2
þ 2
mxy
@2
@x@y

þ 2
myz
@2
@y@z
þ 2
mxz
@2
@x@z

þVðx;y; zÞ; (2)
where 1/mij is the reciprocal effective mass tensor (EMT) in
the device coordinate system and V(x, y, z) is the potential
energy. Solving this equation is a computational challenge.
By decoupling the associated energies along the confinement
and transport directions, one can avoid having to solve the
full 3D equation. This can be done using the method
described in Ref. 27. By assuming constant confinement
along the transport (x) direction, the 3D wavefunction can be
written as follows:
Wðx; y; zÞ ¼ /ðy; zÞeikxx; (3)
where / and kx are the wavefunction in the cross-section and
the wavevector in the transport direction, respectively. By
writing the transverse part of the wavefunction as follows:
/ðy; zÞ ¼ uðy; zÞeikxðayþbzÞ (4)
and choosing parameters a and b in such a way to cancel the
first order derivatives with respect to y and z in the 3D Schro¨-
dinger equation, we obtain the following equation:
 h
2
2
1
myy
@2u
@y2
þ 1
mzz
@2u
@z2
þ 2
myz
@2u
@y@z
 
þ h
2k2x
2mx
þ Vðy; zÞ  E
 
u ¼ 0; (5)
where mx is the effective mass in transport direction, 1/mij is
the reciprocal EMT in the device coordinate system, E is the
charge-carrier energy, and V is the confinement potential
energy. In this equation, the associated energies in the con-
fined cross-section and in the channel direction (x) are
decoupled, which allows one to use the NEGF formalism24
expressed within the MS approach.25 The 2D Schro¨dinger
equation to be solved for the confined cross-section at each
point along the transport direction (x) to yield the electron
subbands energy levels and modes reads as
H2DW
nðy; z; xiÞ ¼ EnsubWnðy; z; xiÞ; (6)
where
H2D ¼  h
2
2
1
myy
@2
@y2
þ 1
mzz
@2
@z2
þ 2
myz
@2
@y@z
 
þ Vðy; zÞ; (7)
where Ensub is the subband energy level and W
nðy; z; xiÞ is the
corresponding transversal wave function at each slice x¼ xi.
Finally, using the mode-space device Hamiltonian and
assuming ballistic transport, the retarded Green’s function
(G) of the active device is calculated using
G ¼ ½EI  H  R1  R21; (8)
where I is the identity matrix. The self-energy functions R1
and R2 account for the open boundary conditions.
28 Using
the NEGF formalism and knowing the retarded Green’s
function then the electron density and current can be
obtained.24,25 Since just the first few subbands are essentially
occupied by electron carriers and needed to be taken into
TABLE II. Transverse and longitudinal effective masses for the X- and
L-valleys in bulk Si and Ge used in our simulations.
Valley ml/m0 mt/m0
Si X 0.98 0.19
L 1.7 0.12
Ge X 0.95 0.2
L 1.64 0.082
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account in the simulations, computation time is significantly
reduced.
To benchmark the different devices we use the
subthreshold swing and DIBL as performance indicators.
The subthreshold swing measures the rate of current increase
with gate voltage below threshold and is expressed in
millivolts of gate voltage per decade of drain current. It is
defined as
SS ¼ dVG
dðlog10IDÞ
; (9)
which for a MOSFET yields
SS ¼ n kBT
q
lnð10Þ ðmV=decadeÞ: (10)
Here, kB is the Boltzmann constant, T is the temperature in
Kelvin, q is the absolute value of the electron charge, and n
is the body factor. The body factor presents the efficiency of
the gate control over the channel potential and in the best
case is equal to 1, which at room temperature (T¼ 300K)
gives a value of SS¼ 59.6mV/decade.
Typically, the depletion regions created in the channel
region because of the source/drain junctions decrease the
effective channel length and degrade the gate control over
the channel region. The channel potential is no longer con-
trolled just by the gate electrode but also depends on the dis-
tance between source and drain regions and the voltage
applied to the drain. DIBL is defined as
DIBL ¼ ðVthjVDS¼0:05V  VthjVDS¼0:65VÞ=ð0:65 0:05Þ: (11)
IV. RESULTS AND DISCUSSION
Simulation results on the effect of channel dimension,
orientation, and material and on the characteristics of JNTs
and IM devices are presented in this section.
A. Device characteristics
Figure 3 shows the impact of cross-section dimension
on the subthreshold swing and DIBL of Si and Ge JNTs and
IM devices. For a fixed gate length, the SS improves towards
the ideal value of 59.6mV/decade as the cross-section
decreases for both types of devices. DIBL also decreases
with increasing confinement. This is largely expected as the
electrostatic control of channel charges by the gate improves
FIG. 3. Impact of the cross-section dimensions on (a) subthreshold swing
and (b) DIBL in JNTs and IM devices with germanium and silicon nanowire
channels.
FIG. 4. Decrease of source-channel barrier due to increasing of drain volt-
age in (a) JNTs and (b) IM devices (Si h100i-oriented nanowires).
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with smaller cross-sections. Figure 4 exemplifies the antici-
pated behaviour; a drop in the source-channel potential bar-
rier with drain voltage is much larger in devices with larger
cross-sections. In devices with TGe¼ 6 nm, for instance, the
subthreshold swings of h100i- and h110i- oriented wires in
JNTs are 12% and 20% better than those of IM transistors,
respectively. The respective DIBL is 70% and 75% lower.
This is due to the presence of space-charge regions in the
channel region of IM devices associated with the source and
drain PN junctions and also the increase of the drain space-
charge region with drain voltage which results in degradation
of gate control over the channel charges in IM devices com-
pared to JNTs. This and the varying sensitivity in orientation
for the two different types of devices, that is, IM and JNTs,
will be explained in more detail below.
Figure 5 gives a general comparison of drive current
characteristics of JNTs and IM nanowire transistors for dif-
ferent wire materials and channel orientations for a gate
length of 10 nm. JNTs exhibit a better Ion/Ioff ratio in every
case, for a supply voltage of VDD¼ 0.65V. It can also be
seen that h110i-oriented IM germanium nanowires cannot
be properly turned on at Vgs¼Vdd¼ 0.65V and have a poor
Ion/Ioff ratio due to a large subthreshold swing. The degrada-
tion of the device characteristics in this case results from the
effective mass tensor of the Ge channel which determines
the subband properties. There are three L-derived valleys for
wires fabricated along the h110i direction (see Table I).
Those with higher effective masses along the confinement
direction have the largest contribution to the total current
since they are positioned lower in energy. On the other hand,
their lower transport effective mass increases the source-to-
drain tunneling, thereby, increasing the off-current. The
details of the tunnelling current contribution to the total cur-
rent are discussed in Sec. IV B.
For completeness, Figure 6 shows how SS and DIBL
depend on varying the cross-section in short channel devi-
ces, that is, keeping the ratio of gate length to thickness
equal to two. As anticipated, short channel effects result in
a larger increase in the DIBL and subthreshold-swing deg-
radation in IM nanowire transistors compared to JNTs.
Also, whilst Ge JNTs characteristics are comparable to the
Si JNTs devices the use of h110i-oriented Ge as channel
material in IM devices clearly yields the worse perform-
ance. An interplay between the larger effective gate length
and the lower transport effective mass of the h100i Si chan-
nel compared to the Ge counterpart yields very similar
short-channel behaviour for both JNTs and IM devices
made of these materials. Overall, Figure 6 shows that
n-type Ge devices may at best be expected to perform
equally well with their silicon counterparts.
FIG. 5. Comparison of Id-Vgs for fixed wire orientation ((a) and (b)) and different channel materials ((c) and (d)) in JNTs and IM transistors (Lgate¼ 10 nm,
channel cross-section: 5 5 nm2, VDS¼ 0.65V).
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B. Device physics
One reason for the worse short channel effect control in
Ge nanowires than in Si devices can be explained by the con-
cept of natural length (k). The natural length is a parameter
which represents the extension of the electric field lines from
the source and the drain into the channel region.29–31 In gate-
all-around devices with square cross-section, natural length
is defined by the following expression:
k ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
esemicon
4eox
toxtsemicon
r
; (12)
where eox is the permittivity of the gate oxide, esemicon is the per-
mittivity of the wire material (Si or Ge), tox is the gate oxide
thickness, and tsemicon is the nanowire thickness. The ratio of
effective gate length to the natural length should be large
enough for devices to be free of SCEs. According to this
expression, short-channel effects can be minimized by: (1)
decreasing the gate oxide thickness, (2) decreasing the nano-
wire thickness, (3) increasing the dielectric constant of the gate
oxide material, and/or (4) decreasing the dielectric constant of
the wire material. Since eSi < eGe the natural length of Si
nanowires is smaller than that of Ge nanowires (kSi ¼ 0:86kGe)
and, as a result, Ge nanowires are more affected by short chan-
nel effects for the same gate length and device parameters.
Another reason for the difference in SCE control between
Si and Ge devices lies in the variation of the effective masses
and, in particular, their effect in the tunnelling contribution to
the total current. Figure 7 shows the contribution of source-
drain tunneling current to the total current in the off state and
in the on-state. As it can be seen in this figure, for both Si and
Ge nanowires, source-to-drain tunneling in the subthreshold
regime is much lower in JNTs than in IM devices. In the on-
state, the source-to-drain tunneling is almost equal to zero in
both Si and Ge JNTs, but not in IM devices. Moreover, the
tunneling current is much larger in h110i-oriented than in
h100i-oriented Ge nanowires. This is due to the small effec-
tive mass of the L-valleys (0.082m0 along the transport
direction), which carry the largest contribution to the total cur-
rent. Within the h100i-oriented Ge nanowires the transport
effective mass is much larger (0.601m0), yielding a lower
tunneling current. The smaller tunneling current in JNT com-
pared to the IM nanowire device in the subthreshold regime
can be explained by the larger effective gate length of JNTs in
the off-state. Figure 8 shows the profile of the first subband of
Ge and Si JNTs and IM devices in both the off-state and the
on-state. As it can be seen in this figure, when the JNT is in
on-state there is no source/channel junction potential barrier,
which virtually reduces the tunneling current to zero. As it is
FIG. 6. Effect of wire channel material (Ge and Si), orientation (h100i and
h110i), and cross-section on (a) subthreshold swing and (b) DIBL in JNTs
and IM transistors (the ratio of gate length to wire thickness is equal to two).
FIG. 7. Contribution of the source-to-drain tunneling current to the total
current in the off- and the on-states for: (a) Ge and (b) Si.
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illustrated in Figure 8, the top of the potential barrier in the
channel region is lower in the JNT than in the IM device in
the off state. In addition, the potential barrier extends from the
sides of the physical gate electrode into the source and drain
regions, which produces an effective channel length longer
than the physical gate length when the device is turned off. As
a result, smaller tunneling current is found in JNTs than in IM
nanowire transistors even in the off state.
JNTs have a larger effective gate length than the physical
gate length (Leff> Lphysical) in the off-state and a smaller effec-
tive gate length than the physical gate length (LeffLphysical)
in the on-state. This behavior justifies the highly improved
short channel characteristics of JNTs.32,33 A plot of charge
carrier concentrations in the off- and on-states in a JNT illus-
trates the variation of effective gate length in Figure 9.
V. CONCLUSION
The current characteristics, subthreshold swing, drain-
induced barrier lowering, source-to-drain tunneling, and
Ion/Ioff ratio of inversion-mode and junctionless nanowire
field-effect transistors are investigated in the ballistic
transport regime using 3D quantum mechanical simulations
within the framework of effective-mass theory for different
wire materials (germanium and silicon), orientations
(h100i and h110i), and device dimensions. Our study shows
that JNTs with Ge and Si as a channel material and with
h100i- and h110i-oriented nanowires fabricated on (010)-
wafers are more immune to short channel effects than con-
ventional IM devices and present smaller subthreshold
swing, less DIBL, lower source-to-drain tunneling, and
a larger Ion/Ioff ratio, which is attractive for low-power
applications.
We also show that Ge IM devices along the h110i direc-
tion have much poorer short-channel characteristics than
their Si counterparts. In contrast, the material and orientation
of the channel does not affect the device performance of
JNTs considerably. This is traced back to the larger effective
gate length that suppresses source-to-drain tunnelling. As a
result, JNTs made of n-type Ge and Si nanowire channels
FIG. 8. Profile of the first subband in
JNT and IM devices in both off-state and
on-state regime for different nanowire
materials and orientations (Lgate¼ 10nm,
Tsemicond¼ 5 nm).
FIG. 9. Illustration of the effective gate
length variation from the off-state to the
on-state (right) in a JNT using the plot of
charge carrier concentration (left). The
dark areas are neutral (i.e., not depleted).
The depleted region is transparent.
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perform equally good despite the differences in the natural
length and effective masses.
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